


Interconnect Fabric Module



۱۸۷

Switch Protocol Controller (SPC)




Fig 2

Label Table

M
W
L

E. Baudot Multiframe Data

Frame




Fig 4




Fig 5

00

Transmission Controller

01

Frame
generator

From
Header
Processor

02

Multiplexor

From Frame
Buffer

to cross Point

Encoder

03

Fig 4

FIGURE 4.20 INPUT




Fig 7

42




Fig. 8

Quad Switch Protocol Controller

00





Fig 9

क्रमांकित प्रैग्लिफ लैटेन्स

00



F₁₀ 10




Fig 11




Fig 12




Fig 13





Fig 14

ROUTING PROTOCOLS


Header Processor

Destination Destination for 01 Only PC

Virtual Address 03



Reserved Virtual Address Table 02



Computer → enable port 32
→ enable port 33





Fig 15




Deadlock

Time Node 1 IFM 1601 Node 2 IFM 1602
0 send start
0 connect

- | | | |
|---|--|----------------------------------|
| 1 | Connect
$1 \leftrightarrow 0$ | Connect
$2 \leftrightarrow 0$ |
| 2 | Forward start
connect | Forward start
connect |
| 3 | Can't forward
start connect
Node 1 | Can't forward
start connect |

F18 16



⑩

F18 16




Fig 17




Fig 18




Fig. 19




Figure 20